Right here we display that the two drawbacks can be removed in CNT-based mostly PTL circuits by way of threshold voltage engineering and combining PTL circuits with CMOS inverters. Fundamental logic gates such as OR and AND, and also the extra complicated whole adder, multiplexer (MUX) and demultipl